Binary oxide based resistive memory (RM) is considered as a promising candidate for next generation nonvolatile memory (NVM) [1]. To realize RM into real product, the development of nanoscale device is required. The highly scaling ability of RM devices including the HfO x nano-device with a pillar structure was demonstrated [2]. However, there are few studies on the issue of process integration while the RM consisted of reactive metal and metal oxide with a via-hole (concave) structure is scaled down to nanoscale. In the previous study, the HfO x -based micrometer RM device with Ti layer exhibited excellent bipolar resistance switching (BRS) [3]. As the device is scaled down to nanoscale (< 100 nm), the influences of the device architecture and low current operation for the nanoscale devices on their forming voltage (V F ) and switching are urgent issues to explore. In this work, we focus on scaling feasibility of the Ti/HfO x RMs with concave structure. A one transistor -one resistor (1T1R) configuration was used to clamp the current in the RMs during forming and SET process [4].
Introduction
Binary oxide based resistive memory (RM) is considered as a promising candidate for next generation nonvolatile memory (NVM) [1] . To realize RM into real product, the development of nanoscale device is required. The highly scaling ability of RM devices including the HfO x nano-device with a pillar structure was demonstrated [2] . However, there are few studies on the issue of process integration while the RM consisted of reactive metal and metal oxide with a via-hole (concave) structure is scaled down to nanoscale. In the previous study, the HfO x -based micrometer RM device with Ti layer exhibited excellent bipolar resistance switching (BRS) [3] . As the device is scaled down to nanoscale (< 100 nm), the influences of the device architecture and low current operation for the nanoscale devices on their forming voltage (V F ) and switching are urgent issues to explore. In this work, we focus on scaling feasibility of the Ti/HfO x RMs with concave structure. A one transistor -one resistor (1T1R) configuration was used to clamp the current in the RMs during forming and SET process [4] .
Device Fabrication and measurement
The schematical diagram and process flow of the Ti/HfO x RM with the concave structure is shown in Fig. 1 and described as follows. The 5-nm-thick HfO x film was deposited by atomic layer deposition (ALD). The 10-nm-thick Ti and 40-nm-thick TiN films were sequentially deposited by sputtering on the prior HfO x layer. The size of devices are ranging from 30 to 200 nm, electron-beam lithography was used to define the critical dimension of via-hole structure. Controlled micrometer scaled Ti/HfO x RMs with cell size ranging form 0.36 to 40 μm were also prepared by deep UV lithography. A device with pillar configuration was also prepared for comparison, the detail process flow of pillar structure can be checked elsewhere [2] or Fig. 15 . The low temperature oxide (LTO) layer was used to be the isolated layers The active region of the device was flattened by CMP and then capped by an AlCu layer, which was patterned to form the metal pad. Finally, post metal annealing (PMA) at 400 °C was adapted to alloy the devices. The 1T1R configuration was also prepared for comparison, the 1T were based on tsmc 0.18 μm technology. High resolution cross-sectional transmission electron microscopy (HRTEM) was carried out to reveal the microstructure of stacked layer in the proximity of the via-hole region. The current-voltage (I-V) characteristics, endurances, and retention at 150 °C of the devices were measured by HP 4156A in DC sweep and in the stress mode with a pulse width of 500 μs. Fifty devices were measured to evaluate the uniformity of electric properties in the HfO x RM.
Results and Discussion
The HRTEM micrograph of TiN/Ti/HfO x /TiN stacked layers is presented in Fig. 2 . The microstructure of 5-nm-thick HfO x is amorphous layer with embedded nanocrystalline. In Fig. 3 , the dependence of V F for the HfO x based RMs on the cell size is depicted, the data of V F were collected from the concave and micrometer devices. An empirical model (black solid line) by assuming that the V F follows the size effect of the dielectric layer breakdown [5] is plotted in Fig. 3 along with the data obtained from the samples with different cell size.
Where β is the Weibull parameter, V BD is the breakdown voltage (BV) of dielectric layer, A is the device area, V 0 is a reference BV, and A 0 is a reference device area. Taking the reference BV V 0 = 1.6 V and the reference device area A 0 = 10 -6 cm -2 , β is calculated and equals to 22 in the 5-nm HfO x devices. The I-V curves of SET and RESET step for the 30-nm device with bipolar resistive switching (BRS) mode. The inserted ones are the Schottky plot of HRS and ohmic plot of LRS in the 30-nm device. In Fig The results suggest that the RMs suffer serious current overshoot during initial forming. Dependence of 1 st I RESET, max and capacitance of supported oxide/capacitance of active region (Cs/Ca) in the HfOx concave device on their cell size is depicted in Fig. 9 . The equivalent circuit model for the series transistor, RM, and parasitic capacitance originated form support LTO in concave structure are proposed to explain the abnormal current overshoot during forming. Dependence of resistance of HRS and LRS for the concave devices with 1T1R configuration on their different cell size in Fig. 11 , the ratio of HRS to LRS for 50 nm device is larger than that of other device. Endurance of the 30-nm HfOx based concave device with 1T1R configuration and an Icomp of 0.18 mA are shown in Fig. 12 , the switching cycles in the device still can reach up to 10 6 cycles (ON/OFF resistance ratio > 30). The forming and 1 st RESET I-V curves in 50-nm concave device with 1T1R configuration and a low current compliance current of 30 μA are shown in Fig. 13 . In Fig. 14 , the endurance of 50-nm 1T1R concave device with an Icomp of 30 μA are presented. The switching cycles with well-resolved memory window can up to 10 3 cycles. Schematic diagram and process flows of the HfOx with pillar structure are shown in Fig.  15 . The 1 st I RESET, max in the 200-nm devices are shown in Fig. 16 , the current overshot in the concave device is higher than that of the pillar device. Parasitic capacitance originate from thin supported oxide of the concave is responsible for this result.
Conclusions
A highly scaling of Ti/HfO x RM with different cell size of via-hole structure is fabricated. The correlation between the V F of 5-nm-thick HfO x devices with concave configuration and their cell size can be fitted well with an empirical model. The V F of the nanoscale devices in a via-hole fit well the empirical model of dielectric breakdown. The 30 nm concave device exhibits a good operation window and a thermal stability under 150 °C for 500 min lifetime. Owing to the parasitic capacitance of the support oxide, the devices with a series transistor also meet a serious current overshoot issue during forming process. Nanoscale device with pillar architecture can suppress the current overshoot during forming/Set process. 11. Dependence of resistance of HRS and LRS for the concave device with 1T1R configuration on their different cell size, the ratio of HRS to LRS for 50 nm device is larger than that of other device. st I RESET, max in the devices with pillar and concave structure, the insert is the forming step of the concave and pillar device with the same Icomp of 10 μA.
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